



#### Implementation of Synchronous Frame Harmonic Control for High-Performance AC Power Supplies

## **Goal of the work**



**Investigation of selective control on output** voltage harmonics.

**Motivations:** 

- reduction of voltage distortion in AC Power Supplies (even with limited voltage loop bandwidth);
- refinements aimed at an efficient implementation in fixed-point DSP's (here tested on ADMC401 by Analog Devices).

## **Presentation outline**



- Review of synchronous reference frame harmonic regulation
- Decomposition in three-layer control scheme
- A modified solution based on Discrete
   Fourier Transform
- Design guidelines for regulator parameters
- DSP implementation using ADMC401
- Experimental results





#### **Regulation of negative sequence k-th harmonic**

August 2001

$$\begin{array}{c} \textbf{Basic scheme equations} \\ \hline \textbf{G}_{dqk+} & \longleftrightarrow \begin{bmatrix} \varepsilon_{dk+} \\ \varepsilon_{qk+} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t) & \sin(k\omega_{s}t) \\ -\sin(k\omega_{s}t) & \cos(k\omega_{s}t) \end{bmatrix} \begin{bmatrix} \varepsilon_{\alpha} \\ \varepsilon_{\beta} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} \varepsilon_{dk-} \\ \varepsilon_{qk-} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t) & -\sin(k\omega_{s}t) \\ \sin(k\omega_{s}t) & \cos(k\omega_{s}t) \end{bmatrix} \begin{bmatrix} \varepsilon_{\alpha} \\ \varepsilon_{\beta} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} y_{\alpha k-} \\ y_{\beta k-} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t + \phi_{k}) & \sin(k\omega_{s}t + \phi_{k}) \\ -\sin(k\omega_{s}t + \phi_{k}) & \cos(k\omega_{s}t + \phi_{k}) \end{bmatrix} \begin{bmatrix} y_{dk-} \\ y_{qk-} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} y_{\alpha k+} \\ y_{\beta k+} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t + \phi_{k}) & \sin(k\omega_{s}t + \phi_{k}) \\ -\sin(k\omega_{s}t + \phi_{k}) & \cos(k\omega_{s}t + \phi_{k}) \end{bmatrix} \begin{bmatrix} y_{dk+} \\ y_{qk-} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} y_{\alpha k+} \\ y_{\beta k+} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t + \phi_{k}) & -\sin(k\omega_{s}t + \phi_{k}) \\ \sin(k\omega_{s}t + \phi_{k}) & \cos(k\omega_{s}t + \phi_{k}) \end{bmatrix} \begin{bmatrix} y_{dk+} \\ y_{qk+} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} y_{\alpha k+} \\ y_{\beta k+} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t + \phi_{k}) & -\sin(k\omega_{s}t + \phi_{k}) \\ \sin(k\omega_{s}t + \phi_{k}) & \cos(k\omega_{s}t + \phi_{k}) \end{bmatrix} \begin{bmatrix} y_{dk+} \\ y_{qk+} \end{bmatrix} \\ \hline \textbf{G}_{dqk-} & \longleftrightarrow \begin{bmatrix} y_{\alpha k+} \\ y_{\beta k+} \end{bmatrix} = \begin{bmatrix} \cos(k\omega_{s}t + \phi_{k}) & -\sin(k\omega_{s}t + \phi_{k}) \\ \sin(k\omega_{s}t + \phi_{k}) & \cos(k\omega_{s}t + \phi_{k}) \end{bmatrix} \end{bmatrix}$$



#### Equivalence with stationary frame control

- If Reg<sub>k</sub>(s) is a integral regulator, the previous<sup>6</sup> equivalence implies that Reg<sub>kAC</sub>(s) is a bandpass filter centered on the k<sup>th</sup> harmonic frequency.
- This is true if and only if both direct and reverse sequence controllers are implemented.
- It is possible to implement synchronous regulators either in the dq rotating frame or in the  $\alpha\beta$  stationary frame, with perfectly equivalent performance.

Equivalence with stationary frame control

- The leading angle φ<sub>k</sub> can be used to compensate for internal delays, such as that of the current controller.
- In practice, the current reference is phase shifted to compensate for the current controller delay.
- In the stationary frame implementation, based on band-pass filters, this may or may not have a possible equivalent (depending on the regulator structure).



Three-layer decomposition AC Power Supplies requirements

- Fast transient response with limited overshoot under load changes;
- Possibly fast regulation of output voltage fundamental harmonic component;
- For distorting loads with slowly-varying harmonics, harmonic control in some fundamental cycles (decoupling between different controllers is needed!).

## **Three-layer decomposition**



- The previous requirements suggest a decomposition of the control system in three layers:
  - reference tracking control (for a quick dynamic response) ⇒ loop bandwidth;
  - fundamental component control ⇒ high loop gain at the fundamental frequency, with low selectivity;
  - harmonics control ⇒ high loop gain at each harmonic frequency with high selectivity.





#### Notes



- In principle, harmonics could be controlled by integral, rotating frame regulators.
- This solution is cumbersome, requiring a large number of dq transformations.
- The AC equivalent of the integral controller is a high selectivity band-pass filter. This is difficult to implement because of fixed point arithmetic.
- Even if no stability problems can be generated, the selectivity is strongly limited by rounding errors affecting the filter coefficients.





The above approximation is well verified by several types of band-pass filters. A good choice, which offers significant implementation advantages, is represented by FIR filters based on DFT such as:

$$F_{dh}(z) = \frac{2}{N} \sum_{i=0}^{N-1} cos \left[\frac{2\pi}{N} hi\right] z^{-i}$$

For a single harmonic frequency



$$F_{dh}(z) = \frac{2}{N} \sum_{i=0}^{N-1} \cos\left[\frac{2\pi}{N}hi\right] z^{-i}$$

- This equation is based on the expression of the h-th harmonic component of a given input signal's DFT to derive a filter (running DFT).
- The structure is that of a typical FIR filter (linear combination of delays).
- From this standpoint N·T<sub>s</sub> (T<sub>s</sub> is the sampling period) does not necessarily represent the period of the input signal, which can be even non-periodic.



 $F_{dh}(z) = \frac{2}{N} \sum_{i=0}^{N-1} \cos\left[\frac{2\pi}{N}hi\right] z^{-i}$  FIR filter transfer function

**Computing this equation in the time-domain gives:** 

$$y_h(k) = \frac{2}{N} \sum_{i=0}^{N-1} \cos \left[ \frac{2\pi}{N} hi \right] x(k-i)$$
 coefficients are not time dependent!

y<sub>h</sub>(k) is a sinusoidal signal that represents the projection of the input signal x(k) upon the cosine base function of order h.



#### **Comparison with DFT:**

$$\mathbf{y}_{h}(\mathbf{k}) = \frac{2}{N} \sum_{i=0}^{N-1} \cos\left[\frac{2\pi}{N}hi\right] \mathbf{x}(\mathbf{k}-i)$$

$$X_{N}(h) = \sum_{k=0}^{N-1} \cos\left[\frac{2\pi}{N}hk\right] x(k)$$

h<sup>th</sup> order cosine component in the DFT of signal x(k)

**FIR filter** 

k is the time index, so in the DFT coefficients are time dependent. The structure of the two algorithms is exactly the same.





#### Harmonic order

#### Frequency response of function $F_{dh}(z)$ for h = 3.





• The coefficient for the i-th term can be computed off-line according to:

$$\sum_{h\in N_k} \cos\left[\frac{2\pi}{N}hi\right]$$

• The control complexity does not depend on the number of harmonic components taken into account.

## **Design Criteria**



#### **Fundamental frequency control**

#### Proportional terms and fundamental frequency control are based on specified bandwidth and phase margin:

**Equivalence with PI** 

$$\mathbf{K}_{11} = \mathbf{K}_{1c} \frac{\omega_c^2 - \omega_s^2}{2 \, \omega_c^2}$$

## **K**<sub>lc</sub> is the integral gain of a conventionally designed PI regulator.



- Amplification of frequencies close to the harmonics is an undesired effect of the filter superposition.
- Introduction of the leading angle  $\phi_k$  is possible by means of positive feedback, provided that the angle is proportional to the harmonic frequency.
- Internal delays can be compensated.

$$\sum_{\mathbf{h}\in\mathbf{N}_{\mathbf{h}}}\mathbf{F}_{dh}(\mathbf{z}) = \frac{2}{N} \sum_{i=0}^{N-1} \left( \sum_{\mathbf{k}\in\mathbf{N}_{\mathbf{k}}} \cos\left[\frac{2\pi}{N}\mathbf{k}\left(\mathbf{i}+\mathbf{N}_{a}\right)\right] \right) \mathbf{z}^{-i}$$

## **Design Criteria**

#### Harmonic control

*Specification on the response time* (n<sub>pk</sub>)



n<sub>pk</sub> is the desired number of fundamental cycles for the dynamic response. It must be high enough to provide de-coupling with the fundamental frequency control. The equation is derived by approximated relations between gain and settling time of 2<sup>nd</sup> order band-pass filters.

## **Design Criteria**

#### Harmonic control



gain of DFT filters

**0.32**ω

This relation is based on the approximation of the single DFT filter with a conventional second order band-pass filter. By trial and errors the 0.32 coefficient can be determined as the one minimizing the "distance" between the two frequency responses.





 $10^{3}$ 

-40

-60

 $10^{2}$ 

Lesson 4

10

## **DSP Implementation**



Main features of DSP-based controller ADMC401:

- 16-bit fixed point DSP based on ADSP 2171 core.
- Fast arithmetic unit (38.5ns cycle).
- High-performance peripherals (double-update PWM modulators, flash A/D 12 bit converters, etc..).
- Suited for single-chip high-performance motion control applications.



## Control Program Flow-Chart



- Implementation on ADMC401
- The control program is written in assembly language.
- The use of DFT based filters greatly simplifies the implementation.
- Execution times are short.

#### DSP Implementation Program sample



.MODULE/RAM/SEG=USER\_PM1 DFT\_FILTER200; .CONST ORD\_N=200; .VAR/RAM/PM/CIRC Filt\_Coef[ORD\_N];

#include "dft.dat"

/\* coefficients initialization \*/

.ENTRY DFT200;

DFT200: i5=^Filt\_Coef; l5=%Filt\_Coef; m5=1; l0=%Filt\_Coef;

/\* use dedicated \*/
/\* circular registers \*/
/\* i,l,m (0-7) \*/
/\* i0 data pointer (same lenght) \*/

#### DSP Implementation Program sample



```
cntr=%Filt_coef-1;
```

```
do calc0 until ce;
calc0: mr = mr + mx0 * my0 (ss),
mx0 = dm(i0,m1), my0 = pm(i5,m5);
mr = mr + mx0 * my0 (rnd);
```

```
if mv sat mr;
rts;
```



#### DSP Implementation Program sample



- The algorithm exploits the same data structures (circular registers) used for DFT computation.
- The managing of these structures is different with respect to the DFT case.
- The DSP is optmized to implement such an algorithm in minimum time.
- Great accuracy and good performance can be achieved with reduced computation time.

#### **Experimental Setup**

#### **Prototype ratings:**

- DC-link voltage 300V
- Filter Inductance
   1 n
- Output Filter Capacitor
- Switching frequency
- Selected frequencies:

1 mH 120μF 10kHz 3rd, 5th,7th,9th,11th





August 2001



August 2001

#### **Experimental Results** Single-phase diode rectifier



#### (a) Ouput Voltage (40V/div) (b) Ouput current (5A/div) Proposed solution Conventional Pl



# (a)



August 2001

#### Experimental Results Distorting Load Turn-on



#### (a) Ouput Voltage (40V/div) (b) Ouput current (10A/div)



# Experimental Results<br/>Linear Load Step-ChangesTurn-offTurn-on(a) Ouput Voltage and its reference (40V/div)<br/>(b) Ouput current (5A/div)





August 2001

#### Reference



P. Mattavelli, S. Fasolo: "Implementation of Synchronous Frame Harmonic Control for High-Performance AC Power Supplies", IEEE IAS Annual Meeting 2000, Rome, Italy, 8-12 October, 2000, pp. 1988-1995.