



Uninterruptible Power Supply Multi-Loop Control Employing Digital Predictive Voltage and Current Regulators

Goal of the work



Investigation of digital predictive voltage and current regulators in multi-loop configuration for UPS's

Motivations:

- high dynamic performance (i.e. low THD with distorting loads, low overshoot under step load changes, etc...);
- simple control design and implementation

MICSAL MICSAL MICSAL

Presentation outline

- Control technique derivation:
 - current loop
 - voltage loop
- Design criteria and implementation issues
- Simulation results
- Experimental results





Simple load model



The model works properly in the UPS case if the sampling frequency is much higher (e.g. 15-20 times) than the resonance frequency of the output LC filter.

August 2001



Current control loop





Voltage control loop



- The same reasoning used for dead-beat current loop can be applied also to the voltage loop.
- A key point is to make the sampling period of the voltage control equal to TWICE the sampling period of the current loop.
- Thus, the current closed loop control can be modeled as a simple delay (i.e. a two sampling period delay).



Voltage control loop



Voltage control loop Load current estimation



- The load current does not need to be measured
- The following dead-beat (system poles in the origin) estimation is derived (DBEE):

$$\tilde{i}_{o}(k-1) = \frac{C}{T_{o}} \cdot [v_{o}(k) - v_{o}(k-1)] - i_{L}(k-1)$$
 (*)

- Estimation with system poles away from the origin implies a IIR low-pass filter on the estimated current (*)
- Practically, a moving average (FIR) filter with 4 taps was used

August 2001



- Feedforward of capacitor current reference (obtained from output voltage reference).
- Feedforward of the estimated load current.
- Interpolation between samples (reduction of oscillations on inverter voltage at half of the sampling frequency).
- Detuning of voltage control (voltage estimation at instant k+1 with system pole away from the origin (low-pass filtering action) - lower sensitivity to noise).



Feedforward of the estimated load current (DBEE) allows the voltage dynamic equation to re-written:

$$\mathbf{v}_{o}(\mathbf{k}+\mathbf{1}) = \mathbf{v}_{o}(\mathbf{k}) + \frac{2 \cdot \mathbf{T}_{s}}{\mathbf{C}} \cdot [\mathbf{i}_{L}(\mathbf{k}) - \mathbf{i}_{o}(\mathbf{k})]$$

h is the index for 2T_{sw} sampling period

$$\mathbf{v}_{o}(\mathbf{h}+\mathbf{1}) = \mathbf{v}_{o}(\mathbf{h}) + \frac{2\mathbf{T}_{s}}{\mathbf{C}} \cdot \mathbf{i}_{c}^{*}(\mathbf{h}-\mathbf{1})$$



Feedforward of also the capacitive current allows DBVCE to be re-written:

$$\Delta \mathbf{i}_{c}^{*}(\mathbf{h}) = \frac{\mathbf{C}}{\mathbf{2} \cdot \mathbf{T}_{s}} \cdot \left[\mathbf{v}_{o}^{*}(\mathbf{h}) - \mathbf{v}_{o}(\mathbf{h}) \right] - \Delta \mathbf{i}_{c}^{*}(\mathbf{h} - \mathbf{1})$$

Where Δi_c^* stands for the deviation of the i_c^* current from its feed-forwarded value.



Linear interpolation can be used to re-construct the "missing" current sample. This modifies again the voltage dynamic equation:

$$v_{o}(h+1) = v_{o}(h) + \frac{T_{s}}{C} \cdot \left[\frac{5}{2}i_{c}^{*}(h-1) - \frac{1}{2}i_{c}^{*}(h-2)\right]$$

and generates the following control equation:

$$\Delta i_{c}^{*}(h) = \frac{2}{5} \frac{C}{T_{s}} \cdot [v_{o}^{*}(h) - v_{o}(h)] - \frac{4}{5} \Delta i_{c}^{*}(h-1) + \frac{1}{5} \Delta i_{c}^{*}(h-2)$$











Voltage control loop De-tuning



To improve the controller's robustness it is possible to de-tune the voltage loop. This implies the allocation of the controller pole away from the origin of the complex plane.

$$\Delta \mathbf{v}_{o}(\mathbf{h}+\mathbf{1}) = \Delta \mathbf{v}_{o}(\mathbf{h}) + \frac{\mathbf{2}\mathbf{T}_{s}}{\mathbf{C}} \cdot \Delta \mathbf{i}_{c}^{*}(\mathbf{h}-\mathbf{1})$$

Voltage dynamic equation for the deviations from the ideal trajectory.

Voltage control loop De-tuning



The control law which ensures a dead-beat response is simply given by:

$$\Delta \mathbf{i}_{c}^{*}(\mathbf{h}) = -\frac{\mathbf{C}}{2\mathbf{T}_{s}}\Delta \hat{\mathbf{v}}_{o}(\mathbf{h}+1)$$

where $\Delta \hat{v}_o$ represents the estimated output voltage deviation (due to calculation delay we can't use the actual deviation).

Voltage control loop De-tuning



The estimator can have the classical Luenberger structure. K_s allows to select the pole location.

$$\Delta \hat{\mathbf{v}}_{o}(\mathbf{h}+\mathbf{1}) = \Delta \hat{\mathbf{v}}_{o}(\mathbf{h}) + \frac{2\mathbf{T}_{s}}{\mathbf{C}} \cdot \Delta \mathbf{i}_{c}^{*}(\mathbf{h}-\mathbf{1}) + \mathbf{K}_{s}(\Delta \mathbf{v}_{o}(\mathbf{h}) - \Delta \hat{\mathbf{v}}_{o}(\mathbf{h}))$$

If the pole is located in the origin (dead-beat estimator) we have the usual DBVCE for the deviation. Otherwise we have a de-tuned controller with a first order response.

Control block diagram





Output filter capacitor and load model

Control block diagram



Deadbeat current control



Feedforward of the estimated load current



Feedforward of capacitor current reference



Deadbeat voltage control



Capacitor current reference interpolation



Final scheme

Control implementation



 The control program is implemented by means of a floating point DSP:

- ADSP21062: 33 Mips, 30 ns instruction cycle

 The power converter is controlled by a motion control oriented fixed point DSP:

- ADMC401: 26 Mips, 38.5 ns instruction cycle

 The two units are interfaced by means of a dual port RAM (1kword). A suitable communication protocol is implemented.

Control implementation





Scheme and timing of the control system



Control implementation



- The control program is written in C language, and the AD C-compiler for the ADSP 21062 is used.
- Given the very high performance of the DSP unit, no timing problem is encountered, even for very complex algorithms and 20 kHz operating frequency.
- Data exchange between the two units is dealt with by means of simple data memory write (DM) instructions.





Experimental prototype's parameters

Nominal output power	Po	1	[kVA]
Nominal output voltage	V _{oRMS}	115	[V]
Minimum load DF	cos ø	0.8	
DC link voltage	V _{DC}	250	[V]
Output frequency	fo	50	[Hz]
Output inductor	L	1.8	[mH]
Output capacitor	С	120	[µF]
Switching frequency	f _s	15	[kHz]

Experimental results Tek Stop: 100kS/s 376 Acqs **Step load** variations 100% - 0% 3-₽ **Output voltage** [100V/div] 2-0 **Current reference** [10A/div] **Actual current** MJ [10A/div] M2.50msCh3 -50m500 mV5.00 V 2.50ms Math1 August 2001



August 2001

500mV

Ch4

5.00 V

1.00 VV

 $2.50 \mathrm{ms}$

ΜĮ

ChR

Math1

50m

M2.50ms

Estimated current

[10A/div]



Its Distorting load

Output voltage [100V/div] **Reference voltage** [200V/div] Load current [10A/div] **Estimated current** [10A/div]

38





Output voltage [100V/div]

Current reference [10A/div] Actual current

[10A/div]





Current reference [10A/div] Actual current [10A/div]

[100V/div]

Reference



S. Buso, S.Fasolo, P. Mattavelli, "Uninterruptible Power Supply Multi-Loop Control Employing Digital Predictive Voltage and Current Regulators", Applied Power Electronics Conference (APEC) Proc., Anaheim, California, 4-8 March, 2001, pp. 907-913.